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Abstract.  The fabrication and prolonged 500 °C electrical testing of 4H-SiC junction field effect transistor (JFET) integrated circuits (ICs) with two levels of metal interconnect is reported in 
another submission to this conference proceedings[1]. While some circuits functioned more than 3000 hours at 500 °C, the majority of packaged ICs from this wafer electrically failed after less than 
200 hours of operation in the same test conditions. This work examines the root physical degradation and failure mechanisms believed responsible for observed large discrepancies in 500 °C 
operating time. Evidence is presented for four distinct issues that significantly impacted 500 °C IC operational yield and lifetime for this wafer.   
Crack Formation Induced Fail-Open of Top Metal Interconnect. The focused 
ion beam (FIB) cross-section shown in Fig.1, illustrates an example of dielectric and metal 
cracks that caused topmost metal conductive interconnect traces to electrically fail open.  
Devices close to the wafer center (roughly < 1 cm) did not exhibit this problem as the 
misalignment in this region was insufficient to result in such overlap/distortion. Misalignment 
and cracking grew more severe with increasing radial distance from the wafer center, consistent 
with rotational misalignment of the bottom metal mask pattern to the substrate n-mesa pattern 
during fabrication. Such cracks are not observed on other kinds of topology, such as where the 
lower TaSi2 trace edge ends over the flat SiC region on the left side of Fig. 1. Cracking is also 
not observed on the large bond pad edge cross-section shown in Fig. 2. The measured 
resistance vs. time between adjacent connected bond pads plotted in Fig. 2 demonstrates 
desired minimal change in conduction properties (in part due to absence of crack features) over 
4800 hours of 500 °C electrical testing time.  Since it is related to misalignment, this cracking 
problem should be solvable by improved alignment and/or design rules with larger 
misalignment tolerances so as to prevent overlapping of lower metal edges with mesa features.  
 
Gate-to-Channel Leakage/Short From Notching of Gate Etch Mask Metal. These notches 
arose from non-uniform oxidation/peeling along the edges of the gate etch mask during a 
prolonged unplanned storage of the sample in room air.  When the second dry (n-mesa) etch 
was conducted, the notched regions did not sufficiently protect the p+ SiC from removal, which 
then exposed underlying n-mesa regions in areas where contacts to p+ gates were subsequently 
deposited. Fig. 3 inset shows where a p+ gate contact overlaps such a notch. This allows the 
deposited metal p+ gate contact to also form a parasitic electrical contact to the underlying 
exposed n-channel epilayer, including along the vertical etched sidewall of the n-epilayer. 
While not a complete short circuit at T = 25 °C, turn-off characteristics of “notched” JFETs are 
undesirably orders of magnitude larger than notch-free devices (Fig. 3). While not directly 
measured at high T, the leakage mechanisms of metal-semiconductor contacts/diodes are 
known to increase with anneal time and exponentially with T [2]. Therefore, this parasitic 
leakage is surmised to contribute to rapid failure of circuits at 500 °C. The degree of notching 
(and thus the degree of leakage) varied across the wafer. Very few devices with more than 10 
gate fingers were free of notches. Notches have not been observed in any process runs before 
and after this wafer whose processing time between the gate and mesa etches have been a week 
or less, and were shipped to vendors in vacuum boxes. 
Device Resistance Degradation. Fig. 4 plots sheet resistance (RSheet) and specific contact 
resistance (RSpecific) extracted from prolonged measurement of a packaged 500 °C transmission 
line method (TLM) test device of the source/drain implant for over 1000 hours. RSheet changed 
less than 1% while RSpecific changed 50%. This suggests a degradation in the contact area or 
metal while the high-dose SiC implanted sheet resistance is stable. The 500 °C testing time 
evolution of transistor parameters for a JFET in a NOT circuit are shown in Fig. 5.  The 
threshold voltage (VT) changes less than 2% over 2000 hours. Transconductance (gm) and the 
on-state current (IDSS) decrease with time at temperature while on-state resistance RDS 
increases, which is qualitatively consistent with the Fig. 4 trend.  Data discontinuity shown in 
Fig. 5 at 1000 hours corresponds to a brief temperature cycle to 25 °C and back. Most of the 
drift in RDS recovered during this cycle.  It is important to note that the recovery of RDS seems 
inconsistent with contact oxidation or metal trace failure mechanisms that would be 
irrecoverable. Delamination of the contact area has not been seen in focused ion beam (FIB) 
cut cross-section images of similar devices on the wafer.  Therefore, the root physical cause 
(or causes) of this degradation remains under investigation at this time.  
Parasitic Circuit Imbalance Induced by Mobile Ion Contamination. Differential 
amplifier circuits rely on well-balanced circuit legs (i.e., transistors and/or resistors) to 
operate. Resistive load differential amplifier ICs (including 2-stage op-amps which were also 
used as sense-amps for test memory ICs) were fabricated and electrically verified as 
operational at room temperature with expected gains. However, on all ICs custom-packaged 
for high temperature testing, these differential-based amplifiers all rapidly failed as they were 
heated past 200 °C. A packaged diff-amp (Fig. 6) underwent bias-temperature stress 
measurements while directly measuring “balanced” resistors RDD+ and RDD- (highlighted 
with colored dashed lines) IV characteristics. Fig. 7 shows an example of the resistor IV 
imbalance measured after +30V 200 °C positive bias stress of the VDD metal trace, while Fig. 
8 shows that the imbalance is mostly eliminated following a subsequent -18V 300 °C stress 
applied to the VDD metal trace. This reversible bias-temperature-time stress behavior is 
consistent with reversible mobile ion contamination phenomenon well-known to be 
detrimental to metal-oxide-semiconductor (MOS) devices [3]. Subsequent surface analysis 
detected sodium (Na) on the surface of wafer samples.  
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Gate NA > 2 x 1020 cm-3at 0.17µm  
n-channel 1 x 1017 cm-3 at ~0.5 µm    
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Ti/Ni mask use to define resistors and channels. 
 
Si mask was used for box implant of 1.6 x 1015 
cm-2 while heated to 873 K. 
Capped and annealed at 1633 K for 4 hours in N2. 
 
Thermal and deposited oxide. 
 
Dry and wet etch of via 1. 
 
Bake out and sputter deposition of metal 1. 
 
Dry etch of metal 1. 
 
Deposited oxide 2. 
 
Dry etch of via 2. 
 
Bake out and sputter deposition of metal 2. 
 
Dry etch of metal 2. 
 
Deposited oxide 3 and dry etch 3. 
 
Bake out and sputter deposition of metal 3. 
 
Dry etch of metal 3. 
 
Metal 3 is 
TaSi2/Pt/Ir/Pt 
(400/200/200/
200nm) and is 
used  only for 
bond pads. 
Metal 1 and 2 
are TaSi2. 
Fig. 5. < 2% variation in VT.  Note changes form 
thermal cycle to RT at 1000 hours. Fig. 4. < 1% variation in Rsheet, but 50% increase in Rspecific 
Fig. 3. JFET turn off leakage with and without a notch 
in the p-gate mesa. 
Fig. 1. Cracking sometimes occurs where metal 1 and metal 2 
over laps the gate. 
Fig. 2. By design, cracking did not occur around the 
oxide on bond pads. There was 32% increase in pad to 
pad resistance over 4800 hours. 
Fig. 6.  Optical image of the differential 
amplifier shows the two balance resistors 
with one having a VDD  trace pass over top.  
The red dashed line shows where the 
processing cross-section diagram in the 
background are referencing. 
Fig 7. Fig 8. 
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Gate mesa with a notch that is not fatal at 
room temperature but decrease it’s 500 °C 
durability do to thin SiO2. 
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Summary.  Evidence for at least four kinds of device non-idealities (cracking, notching, device 
resistance degradation, and mobile ions) found on a 4H-SiC JFET IC wafer process for 500 °C 
operation have been described.  Elimination/mitigation of the three most rapid failure 
mechanisms (cracking, notching, and mobile ions) is believed possible in future wafers with 
relatively straightforward process improvements.  
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